LinkedIn·Wednesday, 19 August 2026·7d ago
We’re proud to share that Lieven Lemiengre, VP Product Management at Sigasi, has been appointed Chair of the IEEE P1076 #VHDL Working…
Sigasi
1,714 followers
We’re proud to share that Lieven Lemiengre, VP Product Management at Sigasi, has been appointed Chair of the IEEE P1076 #VHDL Working Group.
The P1076 VHDL Working Group plays a central role in the continued development and standardization of VHDL, a language that remains essential to professional FPGA and ASIC development.
For us, Lieven’s appointment is also recognition of something that has always been fundamental to Sigasi: deep language expertise and active involvement in the HDL community.
And as AI becomes more involved in RTL development, precise language semantics and reliable standards only become more important. AI can generate HDL fast; engineers need tools that are fast enough to keep up. They need deterministic, project-aware feedback at coding speed so they can understand, review, and validate what AI produces without slowing down the development loop. Sigasi Visual HDL provides that semantic project intelligence for VHDL, and also for Verilog, SystemVerilog, and mixed-language FPGA and ASIC projects, helping engineers and their chosen coding agents work with the actual structure and semantics of the project.
We would also like to thank Jim Lewis, the previous Chair of the VHDL Working Group, for his leadership, commitment, and many contributions to the VHDL community.
Congratulations, Lieven and thank you to everyone in the chip design community who contributes to moving the languages forward in the age of AI.
#VHDL #IEEE #FPGA #ASIC #HDL #Sigasi
♥ 46💬 4↻ 4
View on LinkedIn Cross-referenced
Related on the wire
Two continents, two weeks, one team on the road. This September, Sigasi is heading to two of the space industry's biggest gatherings.…
When Ema Filipovska's first pull request got merged into our codebase, it didn't feel small to her. "It was a relatively small feature, but…
Formatting might look like a small task but it’s a good example of what AI-assisted HDL development should be. An AI agent is great at…
UVM testbenches are too complex for an AI coding agent to review from syntax alone. A testbench can compile and still contain issues in…
A missing dependency does not always mean your HDL is wrong but an AI coding agent may still try to “fix” the source code. In this…
"Try building a trustworthy agent without them." Thanks for the mention Frank Schirrmeister ! https://lnkd.in/eyqhz6-7