LinkedIn·Thursday, 6 August 2026·20d ago
High-speed and ESD design teams often work separately, even though both sides influence the same interface. That can lead to conflicting…
SOFICS
3,765 followers
High-speed and ESD design teams often work separately, even though both sides influence the same interface.
That can lead to conflicting design constraints, duplicated components and compromises in power, performance, area and robustness.
This internship focuses on investigating where the two designs overlap. Can components be shared? Can an optimization in the high-speed circuit reduce the burden on the ESD protection? Can a protection concept be integrated without limiting signal performance?
The goal is to identify practical co-design opportunities that help both sides of the interface, rather than optimizing them in isolation.
A good example of the kind of real design challenge our interns work on at Sofics.
#ESD #HighSpeedDesign #ICDesign #SemiconductorIP #Internship
↻ 1
View on LinkedIn Cross-referenced
Related on the wire
Can we really trust standard lab tests? In semiconductor design, we rely heavily on Transmission Line Pulse (TLP) testing to ensure our…
Stan Bettens’s internship is structured into two main research and design phases. The first part of his project focuses on the design of a…
Celebrating a major milestone! We are so proud to celebrate Sven Van Wijmeersch’s 20th work anniversary. Two decades of dedication is a…
Research Spotlight: DPI LIN clamp assessment. Over a 6-week internship at Sofics, Ceres Van Nuffel, focused on the assessment of DPI LIN…
HOT CHIPS is THE place where IC designers present their latest work on high performance compute and AI chips on the most advanced process…
Project management isn't a default, it's a decision, and knowing when to make it is a skill on its own. That was one of the first things…