LinkedIn·Tuesday, 25 August 2026·1d ago
Can we really trust standard lab tests? In semiconductor design, we rely heavily on Transmission Line Pulse (TLP) testing to ensure our…
SOFICS
3,783 followers
Can we really trust standard lab tests?
In semiconductor design, we rely heavily on Transmission Line Pulse (TLP) testing to ensure our components are robust. But there’s a catch: standard tests don't always capture the full picture of what happens during real-world Electrical Overstress (EOS).
This is the exact challenge Olivier Mertens is tackling during his internship with us.
Olivier is diving deep into the data to benchmark EOS performance against traditional TLP metrics. By systematically measuring different technology nodes and protection designs, he’s looking for the "hidden" failure mechanisms—the ones that standard testing might miss.
His work is helping us bridge the gap between the lab and the real world, allowing us to refine our design guidelines and build much more resilient technology.
#Semiconductor #Engineering #Reliability #Innovation #ESD #TechChallenges #Internship
♥ 23↻ 1
View on LinkedIn Cross-referenced
Related on the wire
Stan Bettens’s internship is structured into two main research and design phases. The first part of his project focuses on the design of a…
Celebrating a major milestone! We are so proud to celebrate Sven Van Wijmeersch’s 20th work anniversary. Two decades of dedication is a…
Research Spotlight: DPI LIN clamp assessment. Over a 6-week internship at Sofics, Ceres Van Nuffel, focused on the assessment of DPI LIN…
HOT CHIPS is THE place where IC designers present their latest work on high performance compute and AI chips on the most advanced process…
High-speed and ESD design teams often work separately, even though both sides influence the same interface. That can lead to conflicting…
Project management isn't a default, it's a decision, and knowing when to make it is a skill on its own. That was one of the first things…