Overview
Sigasi Visual HDL (SVH) transforms VS Code into a powerful platform for chip design and verification engineers, providing real-time feedback and deep design insights. The tool catches specification errors and bugs early in the design cycle, helping engineers save time and money while increasing RTL quality.
Key people
In the news
- Day 9 of 23: Documentation Documentation written after the fact describes the design you meant to build. Sigasi Visual HDL generates documentation live from the code and its comments, so what ships matches what was built. No need to write documentation afterwards! This is one of 23 short demo movies. Next will come tomorrow. Or watch them all right now: https://lnkd.in/eTmFFr8n Faster to better RTL is only 23 movies away #ASIC #FPGA #RTL #SigasiVisualHDL #Documentation #HDL
- Meet Flanders Semiconductors and our members at SEMI Europe 2026! Find Flanders Semiconductors at booth B1.236, in collaboration with Flanders Investment & Trade - Germany. We look forward to connecting with you and introducing you to our semiconductor ecosystem. Explore our members’ technologies and expertise across the exhibition: • Axelera AI - B1.534 • CRC Engineering bv - B1.236 and C2.255 • FUJIFILM Electronic Materials (Europe) N.V. - B1.516 • Gpixel NV - B1.236 • Industrialise BV - B1.236 • Inventec Performance
- Day 8 of 23: Block Diagram A schematic that nobody has to maintain. Sigasi Visual HDL draws a block diagram of a module straight from the source. Change the code and the diagram follows at interactive speed, so it never shows last month's design. #ASIC #FPGA #RTL #SigasiVisualHDL #Visualization #HDL
- Day 7 of 23: State Machines The state machine diagram in the spec is often not the one in the code. Sigasi Visual HDL reads states and transitions out of the RTL and draws them on-the-spot. Because the diagram comes from the code, it cannot drift from it. Useful in design reviews, and for checking what an agent actually wrote. #ASIC #FPGA #RTL #SigasiVisualHDL #Visualization #HDL
- We're #hiring a new Product Manager in Ghent, Flemish Region. Apply today or share this post with your network.
- Day 6 of 23: UVM A UVM testbench is easy to write and hard to read back. Sigasi Visual HDL reads the testbench structure from the code and shows it: components, hierarchy, and connections. You see how the environment is built without tracing it class by class. This is one of 23 short demo movies. Next will come on Monday. Or watch them all right now: https://lnkd.in/eTmFFr8n Faster to better RTL is only 23 movies away #ASIC #FPGA #RTL #SigasiVisualHDL #UVM #Verification #HDL
- We're #hiring a new Global Senior Account Manager in Ghent, Flemish Region. Apply today or share this post with your network.
- Day 5 of 23: Rename Refactoring Search and replace renames too much, or too little. Rename Refactoring renames an object and every real reference to it across the project, and leaves unrelated text that happens to match alone. One action, and the design still compiles. This is one of 23 short demo movies. Next will come tomorrow. Or watch them all right now: https://lnkd.in/eTmFFr8n Faster to better RTL is only 23 movies away #ASIC #FPGA #RTL #SigasiVisualHDL #Refactoring #HDL
Something wrong or missing? Send an update. Fixed within 24 hours.